

# *LCFC Confidential*

## *Dooku/Jinn 2.0*

### *E490S/E490/R490/E590/R590*


#### *NM-911 Rev0.4 Schematic*

*Intel Whiskey Processor with DDR4 + PCH*



*R17M-P1-50*

*R17M-P1-70*

*2018-09-21 Rev0.4*

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	COVER PAGE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	<i>EE490/590 NM-B911</i>	0.4
				Date:	Friday, September 14, 2018	Sheet 1 of 99







## Voltage Rails

O --> Means ON  
X --> Means OFF

Power Plane / State	B+	+1.05VALW +3VALW +1.8VALW +5VALW	+1.2V +0.6VS +VCC_ST	+5VS +3VS +VCC_CORE +VCC_GT +VCC_SA +VCC_IO +VCC_STG +VGA_CORE +1.5VS +0.95VS_VGA +1.5VS_VGA +1.8VS_VGA +3VS_VGA
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL						
	SLP_A#	SLP_S3#	SLP_S4#	SLP_S5#	VM_PWRON	EC_ON	SUSP#
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S1 (Power on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	ON	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	ON	OFF

## SMBUS Control Table

	SOURCE	Main VGA	BATT	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module	Security ROM	LAN PHY
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VL	X	V +3VALW	X	X	X	X	X	X	X
EC_SMB_CK3 EC_SMB_DA3	IT8586E +3VS	V +3VS_VGA	X	X	X	V +3VS	V +3V_PCH	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3V_PCH	X	X	V +3VS	V +3VS	V +3VS	X	V +5VS	V +3VS	X
PCH_SML0_CLK PCH_SML0_DATA	PCH +3V_PCH	X	X	X	X	X	X	X	X	V +3VALW

## HSIO Port

Port	Device
1	PCIE (Card Reader)
2	Type-C Port
3	Type-A Port Gen1 (AOU)
4	Type-A Port Gen2 (DCI)
5	PCIE (GPU)
6	PCIE (GPU)
7	PCIE (GPU)
8	PCIE (GPU)
9	PCIE (LAN)
10	N/A
11	PCIE (WLAN)
12	SATA express (SATA)
13	N/A
14	N/A
15	M.2 (PCIE)
16	M.2 (SATA)

## USB2.0 Port

Port	Device
1	Type-A Port Gen1 (AOU)
2	Type-C Port
3	Type-A Port Gen2 (DCI)
4	USB port (Sub Board)
5	BT
6	Camera
7	Touch Panel
8	Finger Printer
9	N/A
10	N/A




### BOM Structure Table

BOM Structure	NOTE
PCB@	For PCB load BOM
3G@	3G function with WWAN
DIS@	Discreate SKU
UMA@	UMA SKU
DPRE@	With DP re-driver
NODPRE@	Bypass DP re-driver
NVPRO@	For Non-VPRO function
VPRO@	For VPRO function
MIRROR@	For mirror function
TPM@	TPM function
X76@	GPU VRAM Setting
XDP@	XDP function
EXO@	EXO function
ME@	ME Connector
EMC@	For EMC function
EMC_NS@	For EMC function (no mount)
RF@	For RF function
RF_NS@	For RF function (no mount)
WHL@	For WHL SKU
CNL@	For CNL SKU
SW@/AUDIO@	For Audio Jack Debug Selection
14S@	To recognize 14S SKU
CD@	Reduce capacitors quantity



+3VS <9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,69,72,82,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100> +3VALW\_PCH <8,9,10,11,12,13,15,19>

+VCC\_IO <11,18,21,71>



DP port	Enable	Disable
DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm$ 5% resistor	no connect
DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm $\pm$ 5% resistor	no connect

HDMI



USB TYPE C

HDMI

eDP\_RCOMP  
Trace Width: 5 mils  
Isolation Spacing: 25 mils  
Resistor Value: 24.9 or 100 ohm 1%  
Max Length: 600 mils

Pull-up to VCCIO through 24.9-ohm 1%resistor.  
For CNL, it is 100 ohm 1%  
Please refer to PDG Table 3-2.

Cited by 575412\_WHL\_U\_PDG\_Rev0.9



HDMI


USB TYPE C

GPP\_H17  
Reserved  
Rising edge of PCH\_PWROK

\*This strap should sample LOW.  
\*There should NOT be any on-board device driving it to opposite direction during strap sampling.

Notes:  
1. Internal PD is disabled after PCH\_PWROK is high.  
2. This signal is in the primary well.

Cited by 566439\_CNL\_PCH\_EDS\_LP\_Rev2p0

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(A)_DDI/eDP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size B	Document Number			EE490/590 NM-B911		Rev 0.4
Date:		Friday, September 14, 2018		Sheet 5 of 99		



+2.5V  +2.5V <23,24,25,26,94>  
+3VALW  +3VALW <9,11,12,15,18,19,40,41,50,58,60,63,65,66,67,71,72,83,84,91,92,93,95>  
+1.2V  +1.2V <7,18,23,24,25,26,85>

TABLE

	Pin	Interleave	Non-Interleave
Block 0	A26	DDR0_DQ[0]	DDR0_DQ[0]
	D26	DDR0_DQ[1]	DDR0_DQ[1]
	C28	DDR0_DQ[2]	DDR0_DQ[2]
	C28	DDR0_DQ[3]	DDR0_DQ[3]
	B26	DDR0_DQ[4]	DDR0_DQ[4]
	C26	DDR0_DQ[5]	DDR0_DQ[5]
	B28	DDR0_DQ[6]	DDR0_DQ[6]
	A28	DDR0_DQ[7]	DDR0_DQ[7]
	B30	DDR0_DQ[8]	DDR0_DQ[8]
	D30	DDR0_DQ[9]	DDR0_DQ[9]
	B33	DDR0_DQ[10]	DDR0_DQ[10]
	A30	DDR0_DQ[11]	DDR0_DQ[11]
	C30	DDR0_DQ[12]	DDR0_DQ[12]
	B32	DDR0_DQ[13]	DDR0_DQ[13]
	C32	DDR0_DQ[14]	DDR0_DQ[14]
Block 2	H37	DDR0_DQ[16]	DDR0_DQ[32]
	H34	DDR0_DQ[17]	DDR0_DQ[33]
	K34	DDR0_DQ[18]	DDR0_DQ[34]
	K35	DDR0_DQ[19]	DDR0_DQ[35]
	H36	DDR0_DQ[20]	DDR0_DQ[36]
	H35	DDR0_DQ[21]	DDR0_DQ[37]
	K36	DDR0_DQ[22]	DDR0_DQ[38]
	K37	DDR0_DQ[23]	DDR0_DQ[39]
	N36	DDR0_DQ[24]	DDR0_DQ[40]
	N34	DDR0_DQ[25]	DDR0_DQ[41]
	R37	DDR0_DQ[26]	DDR0_DQ[42]
	R34	DDR0_DQ[27]	DDR0_DQ[43]
	N37	DDR0_DQ[28]	DDR0_DQ[44]
	N35	DDR0_DQ[29]	DDR0_DQ[45]
Block 4	R36	DDR0_DQ[30]	DDR0_DQ[46]
	R35	DDR0_DQ[31]	DDR0_DQ[47]
	AN35	DDR0_DQ[32]	DDR1_DQ[0]
	AN34	DDR0_DQ[33]	DDR1_DQ[1]
	AR35	DDR0_DQ[34]	DDR1_DQ[2]
	AR34	DDR0_DQ[35]	DDR1_DQ[3]
	AN37	DDR0_DQ[36]	DDR1_DQ[4]
	AN36	DDR0_DQ[37]	DDR1_DQ[5]
	AR36	DDR0_DQ[38]	DDR1_DQ[6]
	AR37	DDR0_DQ[39]	DDR1_DQ[7]
	AU35	DDR0_DQ[40]	DDR1_DQ[8]
	AU34	DDR0_DQ[41]	DDR1_DQ[9]
	AW35	DDR0_DQ[42]	DDR1_DQ[10]
	AW34	DDR0_DQ[43]	DDR1_DQ[11]
Block 6	AU37	DDR0_DQ[44]	DDR1_DQ[12]
	AU36	DDR0_DQ[45]	DDR1_DQ[13]
	AW36	DDR0_DQ[46]	DDR1_DQ[14]
	AW37	DDR0_DQ[47]	DDR1_DQ[15]
	BA35	DDR0_DQ[48]	DDR1_DQ[32]
	BA34	DDR0_DQ[49]	DDR1_DQ[33]
	BC35	DDR0_DQ[50]	DDR1_DQ[34]
	BC34	DDR0_DQ[51]	DDR1_DQ[35]
	BA37	DDR0_DQ[52]	DDR1_DQ[36]
	BA36	DDR0_DQ[53]	DDR1_DQ[37]
	BC36	DDR0_DQ[54]	DDR1_DQ[38]
	BC37	DDR0_DQ[55]	DDR1_DQ[39]
	BE35	DDR0_DQ[56]	DDR1_DQ[40]
	BE34	DDR0_DQ[57]	DDR1_DQ[41]

↑  
LOGIC


ICUB		DDR0_CKN_0DDR0_CKN_0	V32	-M_A DDRCLK0_1066M			
M_A DQ1	A26	DDR0_CKN_1DDR0_CKN_1	V31	-M_A DDRCLK1_1066M			
M_A DQ2	D26	DDR0_CKN_2DDR0_CKN_2	V30	-M_A DDRCLK2_1066M			
M_A DQ3	C28	DDR0_CKN_3DDR0_CKN_3	V31	-M_A DDRCLK1_1066M			
M_A DQ4	B26	DDR0_CKE_0DDR0_CKE_0	U36	M_A CKE0			
M_A DQ5	C26	DDR0_CKE_1DDR0_CKE_1	U37	M_A CKE1			
M_A DQ6	B28	DDR0_CKE_2DDR0_CKE_2	U38	M_A CKE2			
M_A DQ7	A28	DDR0_CKE_3DDR0_CKE_3	U39	M_A CKE3			
M_A DQ8	B30	DDR0_CKE_4DDR0_CKE_4	U40	M_A CKE4			
M_A DQ9	D30	DDR0_CKE_5DDR0_CKE_5	U41	M_A CKE5			
M_A DQ10	B33	DDR0_CKE_6DDR0_CKE_6	U42	M_A CKE6			
M_A DQ11	A30	DDR0_CKE_7DDR0_CKE_7	U43	M_A CKE7			
M_A DQ12	C30	DDR0_CKE_8DDR0_CKE_8	U44	M_A CKE8			
M_A DQ13	B32	DDR0_CKE_9DDR0_CKE_9	U45	M_A CKE9			
M_A DQ14	C32	DDR0_CKE_10DDR0_CKE_10	U46	M_A CKE10			
M_A DQ15	H37	DDR0_CKE_11DDR0_CKE_11	U47	M_A CKE11			
M_A DQ16	H34	DDR0_CKE_12DDR0_CKE_12	U48	M_A CKE12			
M_A DQ17	K34	DDR0_CKE_13DDR0_CKE_13	U49	M_A CKE13			
M_A DQ18	K35	DDR0_CKE_14DDR0_CKE_14	U50	M_A CKE14			
M_A DQ19	H36	DDR0_CKE_15DDR0_CKE_15	U51	M_A CKE15			
M_A DQ20	H35	DDR0_CKE_16DDR0_CKE_16	U52	M_A CKE16			
M_A DQ21	K36	DDR0_CKE_17DDR0_CKE_17	U53	M_A CKE17			
M_A DQ22	K37	DDR0_CKE_18DDR0_CKE_18	U54	M_A CKE18			
M_A DQ23	N36	DDR0_CKE_19DDR0_CKE_19	U55	M_A CKE19			
M_A DQ24	N34	DDR0_CKE_20DDR0_CKE_20	U56	M_A CKE20			
M_A DQ25	R37	DDR0_CKE_21DDR0_CKE_21	U57	M_A CKE21			
M_A DQ26	R34	DDR0_CKE_22DDR0_CKE_22	U58	M_A CKE22			
M_A DQ27	N37	DDR0_CKE_23DDR0_CKE_23	U59	M_A CKE23			
M_A DQ28	N35	DDR0_CKE_24DDR0_CKE_24	U60	M_A CKE24			
M_A DQ29	R36	DDR0_CKE_25DDR0_CKE_25	U61	M_A CKE25			
M_A DQ30	R35	DDR0_CKE_26DDR0_CKE_26	U62	M_A CKE26			
M_A DQ31	AN35	DDR0_CKE_27DDR0_CKE_27	U63	M_A CKE27			
M_A DQ32	AN34	DDR0_CKE_28DDR0_CKE_28	U64	M_A CKE28			
M_A DQ33	AR35	DDR0_CKE_29DDR0_CKE_29	U65	M_A CKE29			
M_A DQ34	AR34	DDR0_CKE_30DDR0_CKE_30	U66	M_A CKE30			
M_A DQ35	AN37	DDR0_CKE_31DDR0_CKE_31	U67	M_A CKE31			
M_A DQ36	AN36	DDR0_CKE_32DDR0_CKE_32	U68	M_A CKE32			
M_A DQ37	AR36	DDR0_CKE_33DDR0_CKE_33	U69	M_A CKE33			
M_A DQ38	AR37	DDR0_CKE_34DDR0_CKE_34	U70	M_A CKE34			
M_A DQ39	AU35	DDR0_CKE_35DDR0_CKE_35	U71	M_A CKE35			
M_A DQ40	AU34	DDR0_CKE_36DDR0_CKE_36	U72	M_A CKE36			
M_A DQ41	AW35	DDR0_CKE_37DDR0_CKE_37	U73	M_A CKE37			
M_A DQ42	AW34	DDR0_CKE_38DDR0_CKE_38	U74	M_A CKE38			
M_A DQ43	AU37	DDR0_CKE_39DDR0_CKE_39	U75	M_A CKE39			
M_A DQ44	AU36	DDR0_CKE_40DDR0_CKE_40	U76	M_A CKE40			
M_A DQ45	AW36	DDR0_CKE_41DDR0_CKE_41	U77	M_A CKE41			
M_A DQ46	AW37	DDR0_CKE_42DDR0_CKE_42	U78	M_A CKE42			
M_A DQ47	BA35	DDR0_CKE_43DDR0_CKE_43	U79	M_A CKE43			
M_A DQ48	BA34	DDR0_CKE_44DDR0_CKE_44	U80	M_A CKE44			
M_A DQ49	BC35	DDR0_CKE_45DDR0_CKE_45	U81	M_A CKE45			
M_A DQ50	BC34	DDR0_CKE_46DDR0_CKE_46	U82	M_A CKE46			
M_A DQ51	BA37	DDR0_CKE_47DDR0_CKE_47	U83	M_A CKE47			
M_A DQ52	BA36	DDR0_CKE_48DDR0_CKE_48	U84	M_A CKE48			
M_A DQ53	BC36	DDR0_CKE_49DDR0_CKE_49	U85	M_A CKE49			
M_A DQ54	BC37	DDR0_CKE_50DDR0_CKE_50	U86	M_A CKE50			
M_A DQ55	BE35	DDR0_CKE_51DDR0_CKE_51	U87	M_A CKE51			
M_A DQ56	BE34	DDR0_CKE_52DDR0_CKE_52	U88	M_A CKE52			
M_A DQ57	BG35	DDR0_CKE_53DDR0_CKE_53	U89	M_A CKE53			
M_A DQ58	BG34	DDR0_CKE_54DDR0_CKE_54	U90	M_A CKE54			
M_A DQ59	BE37	DDR0_CKE_55DDR0_CKE_55	U91	M_A CKE55			
M_A DQ60	BE36	DDR0_CKE_56DDR0_CKE_56	U92	M_A CKE56			
M_A DQ61	BG36	DDR0_CKE_57DDR0_CKE_57	U93	M_A CKE57			
M_A DQ62	BG37	DDR0_CKE_58DDR0_CKE_58	U94	M_A CKE58			
M_A DQ63	BA37	DDR0_CKE_59DDR0_CKE_59	U95	M_A CKE59			
M_A DQ64	BA36	DDR0_CKE_60DDR0_CKE_60	U96	M_A CKE60			
M_A DQ65	BC36	DDR0_CKE_61DDR0_CKE_61	U97	M_A CKE61			
M_A DQ66	BC37	DDR0_CKE_62DDR0_CKE_62	U98	M_A CKE62			
M_A DQ67	BE36	DDR0_CKE_63DDR0_CKE_63	U99	M_A CKE63			
M_A DQ68	BG36	DDR0_CKE_64DDR0_CKE_64	U100	M_A CKE64			
M_A DQ69	BG37	DDR0_CKE_65DDR0_CKE_65	U101	M_A CKE65			
M_A DQ70	BA37	DDR0_CKE_66DDR0_CKE_66	U102	M_A CKE66			
M_A DQ71	BA36	DDR0_CKE_67DDR0_CKE_67	U103	M_A CKE67			
M_A DQ72	BC36	DDR0_CKE_68DDR0_CKE_68	U104	M_A CKE68			
M_A DQ73	BC37	DDR0_CKE_69DDR0_CKE_69	U105	M_A CKE69			
M_A DQ74	BE36	DDR0_CKE_70DDR0_CKE_70	U106	M_A CKE70			
M_A DQ75	BG36	DDR0_CKE_71DDR0_CKE_71	U107	M_A CKE71			
M_A DQ76	BG37	DDR0_CKE_72DDR0_CKE_72	U108	M_A CKE72			
M_A DQ77	BA37	DDR0_CKE_73DDR0_CKE_73	U109	M_A CKE73			
M_A DQ78	BA36	DDR0_CKE_74DDR0_CKE_74	U110	M_A CKE74			
M_A DQ79	BC36	DDR0_CKE_75DDR0_CKE_75	U111	M_A CKE75			
M_A DQ80	BC37	DDR0_CKE_76DDR0_CKE_76	U112	M_A CKE76			
M_A DQ81	BE36	DDR0_CKE_77DDR0_CKE_77	U113	M_A CKE77			
M_A DQ82	BG36	DDR0_CKE_78DDR0_CKE_78	U114	M_A CKE78			
M_A DQ83	BG37	DDR0_CKE_79DDR0_CKE_79	U115	M_A CKE79			
M_A DQ84	BA37	DDR0_CKE_80DDR0_CKE_80	U116	M_A CKE80			
M_A DQ85	BA36	DDR0_CKE_81DDR0_CKE_81	U117	M_A CKE81			
M_A DQ86	BC36	DDR0_CKE_82DDR0_CKE_82	U118	M_A CKE82			
M_A DQ87	BC37	DDR0_CKE_83DDR0_CKE_83	U119	M_A CKE83			
M_A DQ88	BE36	DDR0_CKE_84DDR0_CKE_84	U120	M_A CKE84			
M_A DQ89	BG36	DDR0_CKE_85DDR0_CKE_85	U121	M_A CKE85			
M_A DQ90	BG37	DDR0_CKE_86DDR0_CKE_86	U122	M_A CKE86			
M_A DQ91	BA37	DDR0_CKE_87DDR0_CKE_87	U123	M_A CKE87			
M_A DQ92	BA36	DDR0_CKE_88DDR0_CKE_88	U124	M_A CKE88			
M_A DQ93	BC36	DDR0_CKE_89DDR0_CKE_89	U125	M_A CKE89			
M_A DQ94	BC37	DDR0_CKE_90DDR0_CKE_90	U126	M_A CKE90			
M_A DQ95	BE36	DDR0_CKE_91DDR0_CKE_91	U127	M_A CKE91			
M_A DQ96	BG36	DDR0_CKE_92DDR0_CKE_92	U128	M_A CKE92			
M_A DQ97	BG37	DDR0_CKE_93DDR0_CKE_93	U129	M_A CKE93			
M_A DQ98	BA37	DDR0_CKE_94DDR0_CKE_94	U130	M_A CKE94			
M_A DQ99	BA36	DDR0_CKE_95DDR0_CKE_95	U131	M_A CKE95			
M_A DQ100	BC36	DDR0_CKE_96DDR0_CKE_96	U132	M_A CKE96			
M_A DQ101	BC37	DDR0_CKE_97DDR0_CKE_97	U133	M_A CKE97			
M_A DQ102	BE36	DDR0_CKE_98DDR0_CKE_98	U134	M_A CKE98			
M_A DQ103	BG36	DDR0_CKE_99DDR0_CKE_99	U135	M_A CKE99			
M_A DQ104	BG37	DDR0_CKE_100DDR0_CKE_100	U136	M_A CKE100			
M_A DQ105	BA37	DDR0_CKE_101DDR0_CKE_101	U137	M_A CKE101			
M_A DQ106	BA36	DDR0_CKE_102DDR0_CKE_102	U138	M_A CKE102			
M_A DQ107	BC36	DDR0_CKE_103DDR0_CKE_103	U139	M_A CKE103			
M_A DQ108	BC37	DDR0_CKE_104DDR0_CKE_104	U140	M_A CKE104			
M_A DQ109	BE36	DDR0_CKE_105DDR0_CKE_105	U141	M_A CKE105			
M_A DQ110	BG36	DDR0_CKE_106DDR0_CKE_106	U142	M_A CKE106			
M_A DQ111	BG37	DDR0_CKE_107DDR0_CKE_107	U143	M_A CKE107			
M_A DQ112	BA37	DDR0_CKE_108DDR0_CKE_108	U144	M_A CKE108			
M_A DQ113	BA36	DDR0_CKE_109DDR0_CKE_109	U145	M_A CKE109			
M_A DQ114	BC36	DDR0_CKE_110DDR0_CKE_110	U146	M_A CKE110			
M_A DQ115	BC37	DDR0_CKE_111DDR0_CKE_111	U147	M_A CKE111			
M_A DQ116	BE36	DDR0_CKE_112DDR0_CKE_112	U148	M_A CKE112			
M_A DQ117	BG36	DDR0_CKE_113DDR0_CKE_113	U149	M_A CKE113			
M_A DQ118	BG37	DDR0_CKE_114DDR0_CKE_114	U150	M_A CKE114			
M_A DQ119	BA37	DDR0_CKE_115DDR0_CKE_115	U151	M_A CKE115			
M_A DQ120	BA36	DDR0_CKE_116DDR0_CKE_116	U152	M_A CKE116			
M_A DQ121	BC36	DDR0_CKE_117DDR0_CKE_117	U153	M_A CKE117			
M_A DQ122	BC37	DDR0_CKE_118DDR0_CKE_118	U154	M_A CKE118			
M_A DQ123	BE36	DDR0_CKE_119DDR0_CKE_119	U155	M_A CKE119			
M_A DQ124	BG36	DDR0_CKE_120DDR0_CKE_120	U156	M_A CKE120			
M_A DQ125	BG37	DDR0_CKE_121DDR0_CKE_121	U157	M_A CKE121			
M_A DQ126	BA37	DDR0_CKE_122DDR0_CKE_122	U158	M_A CKE122			
M_A DQ127	BA36	DDR0_CKE_123DDR0_CKE_123	U159	M_A CKE123			
M_A DQ128	BC36	DDR0_CKE_124DDR0_CKE_124	U160	M_A CKE124			
M_A DQ129	BC37	DDR0_CKE_125DDR0_CKE_125	U161	M_A CKE125			
M_A DQ130	BE36	DDR0_CKE_126DDR0_CKE_126	U162	M_A CKE126			
M_A DQ131	BG36	DDR0_CKE_127DDR0_CKE_127	U163	M_A CKE127			</



TABLE

	Pin	Interleave	Non-Interleave
Block 1	J22	DDR1_DQ[0]	DDR0_DQ[16]
	H25	DDR1_DQ[1]	DDR0_DQ[17]
	G22	DDR1_DQ[2]	DDR0_DQ[18]
	H22	DDR1_DQ[3]	DDR0_DQ[19]
	F25	DDR1_DQ[4]	DDR0_DQ[20]
	J25	DDR1_DQ[5]	DDR0_DQ[21]
	G25	DDR1_DQ[6]	DDR0_DQ[22]
	F22	DDR1_DQ[7]	DDR0_DQ[23]
	D22	DDR1_DQ[8]	DDR0_DQ[24]
	C22	DDR1_DQ[9]	DDR0_DQ[25]
	C24	DDR1_DQ[10]	DDR0_DQ[26]
	D24	DDR1_DQ[11]	DDR0_DQ[27]
	A22	DDR1_DQ[12]	DDR0_DQ[28]
	B22	DDR1_DQ[13]	DDR0_DQ[29]
	A24	DDR1_DQ[14]	DDR0_DQ[30]
	B24	DDR1_DQ[15]	DDR0_DQ[31]
Block 3	G31	DDR1_DQ[16]	DDR0_DQ[48]
	G32	DDR1_DQ[17]	DDR0_DQ[49]
	H29	DDR1_DQ[18]	DDR0_DQ[50]
	H28	DDR1_DQ[19]	DDR0_DQ[51]
	G28	DDR1_DQ[20]	DDR0_DQ[52]
	G29	DDR1_DQ[21]	DDR0_DQ[53]
	H31	DDR1_DQ[22]	DDR0_DQ[54]
	H32	DDR1_DQ[23]	DDR0_DQ[55]
	L31	DDR1_DQ[24]	DDR0_DQ[56]
	L32	DDR1_DQ[25]	DDR0_DQ[57]
	N29	DDR1_DQ[26]	DDR0_DQ[58]
	N28	DDR1_DQ[27]	DDR0_DQ[59]
	L28	DDR1_DQ[28]	DDR0_DQ[60]
	L29	DDR1_DQ[29]	DDR0_DQ[61]
	N31	DDR1_DQ[30]	DDR0_DQ[62]
	N32	DDR1_DQ[31]	DDR0_DQ[63]
Block 5	AJ29	DDR1_DQ[32]	DDR1_DQ[16]
	AJ30	DDR1_DQ[33]	DDR1_DQ[17]
	AM32	DDR1_DQ[34]	DDR1_DQ[18]
	AM30	DDR1_DQ[35]	DDR1_DQ[19]
	AM29	DDR1_DQ[36]	DDR1_DQ[20]
	AJ31	DDR1_DQ[37]	DDR1_DQ[21]
	AJ32	DDR1_DQ[38]	DDR1_DQ[22]
	AR31	DDR1_DQ[39]	DDR1_DQ[23]
	AR32	DDR1_DQ[40]	DDR1_DQ[24]
	AV30	DDR1_DQ[41]	DDR1_DQ[25]
Block 7	AV29	DDR1_DQ[42]	DDR1_DQ[26]
	AR30	DDR1_DQ[43]	DDR1_DQ[27]
	AR29	DDR1_DQ[44]	DDR1_DQ[28]
	AV32	DDR1_DQ[45]	DDR1_DQ[29]
	AV31	DDR1_DQ[46]	DDR1_DQ[30]
		DDR1_DQ[47]	DDR1_DQ[31]
	BA32	DDR1_DQ[48]	DDR1_DQ[48]
	BA31	DDR1_DQ[49]	DDR1_DQ[49]
	BD31	DDR1_DQ[50]	DDR1_DQ[50]
	BD32	DDR1_DQ[51]	DDR1_DQ[51]
Block 7	BA30	DDR1_DQ[52]	DDR1_DQ[52]
	BA29	DDR1_DQ[53]	DDR1_DQ[53]
	BD29	DDR1_DQ[54]	DDR1_DQ[54]
	BD30	DDR1_DQ[55]	DDR1_DQ[55]
	BG31	DDR1_DQ[56]	DDR1_DQ[56]
	BG32	DDR1_DQ[57]	DDR1_DQ[57]
	BK32	DDR1_DQ[58]	DDR1_DQ[58]
	BK31	DDR1_DQ[59]	DDR1_DQ[59]
	BG29	DDR1_DQ[60]	DDR1_DQ[60]
	BK30	DDR1_DQ[61]	DDR1_DQ[61]
Block 7	BK30	DDR1_DQ[62]	DDR1_DQ[62]
	BK29	DDR1_DQ[63]	DDR1_DQ[63]

↑  
LOGIC



[WHL PDC]for WHL DDR4 COMPENSATION  
DDR\_RCOMP[0] Pull down 121 ohm resistor  
DDR\_RCOMP[1] Pull down 80.6 ohm resistor  
DDR\_RCOMP[2] Pull down 100 ohm resistor

[WHL PDC]for CNL DDR4 COMPENSATION  
DDR\_RCOMP[0] Pull down 100 ohm resistor  
DDR\_RCOMP[1] Pull down 100 ohm resistor  
DDR\_RCOMP[2] Pull down 100 ohm resistor

TABLE

	Pin	Interleave	Non-Interleave
Block 1	H24	DDR1_DQSN[0]	DDR0_DQSN[2]
	G24	DDR1_DQSP[0]	DDR0_DQSP[2]
	C23	DDR1_DQSN[1]	DDR0_DQSN[3]
	D23	DDR1_DQSP[1]	DDR0_DQSP[3]
Block 3	G30	DDR1_DQSN[2]	DDR0_DQSN[6]
	H30	DDR1_DQSP[2]	DDR0_DQSP[6]
	L30	DDR1_DQSN[3]	DDR0_DQSN[7]
	N30	DDR1_DQSP[3]	DDR0_DQSP[7]
Block 5	AL31	DDR1_DQSN[4]	DDR1_DQSN[2]
	AL30	DDR1_DQSP[4]	DDR1_DQSP[2]
	AU31	DDR1_DQSN[5]	DDR1_DQSN[3]
	AU30	DDR1_DQSP[5]	DDR1_DQSP[3]
Block 7	BC31	DDR1_DQSN[6]	DDR1_DQSN[6]
	BC30	DDR1_DQSP[6]	DDR1_DQSP[6]
	BH31	DDR1_DQSN[7]	DDR1_DQSN[7]
	BH30	DDR1_DQSP[7]	DDR1_DQSP[7]

↑  
LOGIC

TABLE

	Pin	DDR3L	LPDDR3	DDR4
Block 1	AF35	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]
	AB29	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]
	AE37	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]
	AE36	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]
	AC29	DDR1_MA[7]	DDR1_CAA[4]	DDR1_MA[7]
	W29	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]
	AB28	DDR1_MA[12]	DDR1_CAA[6]	DDR1_MA[12]
	AC28	DDR1_MA[11]	DDR1_CAA[7]	DDR1_MA[11]
	W28	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACT#
	Y28	DDR1_MA[14]	DDR1_CAA[9]	DDR1_BG[1]
Block 5	AK35	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]
	AK34	DDR1_CAS#	DDR1_CAB[1]	DDR1_MA[15]
	AJ35	DDR1_WE#	DDR1_CAB[2]	DDR1_MA[14]
	AJ34	DDR1_RAS#	DDR1_CAB[3]	DDR1_MA[16]
	AJ37	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]
	AF34	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]
	AJ36	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]
	AG34	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]
	AG35	DDR1_MA[11]	DDR1_CAB[8]	DDR1_MA[11]
	AG36	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]
Block 7	AG37	DDR1_MA[3]	Not Used	DDR1_MA[3]
	AE35	DDR1_MA[4]	Not Used	DDR1_MA[4]

↑  
LOGIC

Table 3-1. RCOMP Recommendation for WHL and CFL

Interface	Pin Name	Board Rterm (Ohm)	Board Rdc (Ohm)	Note
DDR - LP3	DDR_RCOMP[0]	200Ω ± 1% on pkg to VSS	N/A	
	DDR_RCOMP[1]	80.6Ω ± 1% on pkg to VSS	N/A	
	DDR_RCOMP[2]	1620 ± 1% on pkg to VSS	N/A	
DDR - DDR4 SODIMM	DDR_RCOMP[0]	121Ω ± 1% on pkg to VSS	N/A	Different RCOMP value in CNL. Refer to Table 3-2
	DDR_RCOMP[1]	80.6Ω ± 1% on pkg to VSS	N/A	
	DDR_RCOMP[2]	100Ω ± 1% on pkg to VSS	N/A	






Table 3-2. RCOMP Recommendation for CNL

Interface	Pin Name	Board Rterm (Ohm)	Board Rdc (Ohm)	Note
DDR - DDR4 SODIMM	DDR_RCOMP[0]	100Ω ± 1% on pkg to VSS	N/A	No LP3 support in CNL
	DDR_RCOMP[1]	100Ω ± 1% on pkg to VSS	N/A	
	DDR_RCOMP[2]	100Ω ± 1% on pkg to VSS	N/A	










GPP\_C5, Weak internal PD  
Rising edge of RSMRST#



GPP\_C2, Internal PD 20K  
L:Disable Intel ME Crypto TLS cipher suite (no confidentiality).  
M:Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality).Support Intel XMT with TLS and Intel SBA (Small Business Advantage) with TLS.























TABLE of Flash(U0901)		
Vendor	P/N	LCFC P/N
WINBOND	W25Q128JVSQ	SA00008A300
MXIC	MX25L12873FM2L-10G	SA00005VM00

Security Classification		LC Future Center Secret Data		Title
Issued Date	2015/01/12	Deciphered Date	2016/01/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF LG FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LG FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LG FUTURE CENTER.				WHL(E) SPI/LPC/CLK/SMBUS LGFC
Size	Document Number	Rev	0.4	
Custom	EE490/590 NM-B911	Date	Friday, September 14, 2016	Sheet 9 of 99








- External pull-up is required. Recommend 100K.  
This strap should sample HIGH.  
There should NOT be any on-board device driving it  
to opposite direction during strap sampling

Security Classification		LC Future Center Secret Data		Title					
Issued Date		2015/01/12		Deciphered Date				2016/01/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		EE490/590 NW-B011				Rev 0.4	
Date:		Friday, September 14, 2018		Sheet		10		of 99	






WINDU and E470 can't stuff TBD



To enable Flash Descriptor Security Override, this signal should be pulled up to VCC\_HDA through a 1 KΩ to 2.2 KΩ ± 5% resistor.



GPP\_B14, Internal PD 20K  
No Reboot on TCO  
Timer expiration  
pull-up to VCC3\_3 through a 1~8.2KΩ resistor to disable this capability







Table 3-1.RCOMP Recommendation for WHL and CFL

SD3 & EMMC	SD_1P8_RCOMP SD_3P3_RCOMP EMMC_RCOMP	200Ω ±1% to GND	<0.1	Notes: These pins can be merged into one 200Ω +/-1% to GND resistor. Routing each of them to individual 200Ω +/-1% to GND resistor is an option too.


Panel ID (Pin#7 Control)		TPM ID	
Status	D_J_CTL (GPP_D19)	Status	PLANARID4 (GPP_D18)
15"	0 (GND Low)	TPM	0 (R1022)
14"	1 (NC High)	NTPM	1 (R1021)


14S ID		Card Reader ID (I/O Board Control)	
Status	14S_ID (GPP_D20)	Status	CR_ID (GPP_D17)
14"	0 (R1024)	CRG	0
14"S	1 (R1023)	CRR	1






**Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL U PCH-LP**



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(H)_PCIE/ SATA/ USB3 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DETERMINED EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custom <b>EE490/590 NW-B911</b>	
Date:		Friday, September 14, 2018		Sheet 12 of 99	
Rev:		0.4			








+RTCBATT <66,80>  
+RTCVCC <15,19>  
+3VS <5,9,10,11,12,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,69,72,82,85,86>




#### RTC External Circuit

+RTCBATT, +RTCVCC  
Trace width = 20mils



#### RTC Crystal

1. Space > 15mils
2. No trace under crystal
3. Place on opposit side of MCP for temp influence



#### HDD

#### M.2 SSD

#### WLAN

#### LAN

#### GPU

#### CR

#### UC1J

AW2  
AV2  
CF3

CLKOUT\_PCIE\_N\_0  
CLKOUT\_PCIE\_P\_0  
GPP\_B5/SRCCLKREQ0#

CLKOUT\_PCIE\_N\_1  
CLKOUT\_PCIE\_P\_1  
GPP\_B6/SRCCLKREQ1#

CLKOUT\_PCIE\_N\_2  
CLKOUT\_PCIE\_P\_2  
GPP\_B7/SRCCLKREQ2#

CLKOUT\_PCIE\_N\_3  
CLKOUT\_PCIE\_P\_3  
GPP\_B8/SRCCLKREQ3#

CLKOUT\_PCIE\_N\_4  
CLKOUT\_PCIE\_P\_4  
GPP\_B9/SRCCLKREQ4#

CLKOUT\_PCIE\_N\_5  
CLKOUT\_PCIE\_P\_5  
GPP\_B10/SRCCLKREQ5#

CLKOUT\_PCIE\_N\_6  
CLKOUT\_PCIE\_P\_6  
GPP\_B11/SRCCLKREQ6#

CLKOUT\_PCIE\_N\_7  
CLKOUT\_PCIE\_P\_7  
GPP\_B12/SRCCLKREQ7#

CLKOUT\_PCIE\_N\_8  
CLKOUT\_PCIE\_P\_8  
GPP\_B13/SRCCLKREQ8#

CLKOUT\_PCIE\_N\_9  
CLKOUT\_PCIE\_P\_9  
GPP\_B14/SRCCLKREQ9#

CLKOUT\_PCIE\_N\_10  
CLKOUT\_PCIE\_P\_10  
GPP\_B15/SRCCLKREQ10#

CLKOUT\_PCIE\_N\_11  
CLKOUT\_PCIE\_P\_11  
GPP\_B16/SRCCLKREQ11#

CLKOUT\_PCIE\_N\_12  
CLKOUT\_PCIE\_P\_12  
GPP\_B17/SRCCLKREQ12#

CLKOUT\_PCIE\_N\_13  
CLKOUT\_PCIE\_P\_13  
GPP\_B18/SRCCLKREQ13#

CLKOUT\_PCIE\_N\_14  
CLKOUT\_PCIE\_P\_14  
GPP\_B19/SRCCLKREQ14#

CLKOUT\_PCIE\_N\_15  
CLKOUT\_PCIE\_P\_15  
GPP\_B20/SRCCLKREQ15#

CLKOUT\_PCIE\_N\_16  
CLKOUT\_PCIE\_P\_16  
GPP\_B21/SRCCLKREQ16#

CLKOUT\_PCIE\_N\_17  
CLKOUT\_PCIE\_P\_17  
GPP\_B22/SRCCLKREQ17#

CLKOUT\_PCIE\_N\_18  
CLKOUT\_PCIE\_P\_18  
GPP\_B23/SRCCLKREQ18#

CLKOUT\_PCIE\_N\_19  
CLKOUT\_PCIE\_P\_19  
GPP\_B24/SRCCLKREQ19#

CLKOUT\_PCIE\_N\_20  
CLKOUT\_PCIE\_P\_20  
GPP\_B25/SRCCLKREQ20#

CLKOUT\_PCIE\_N\_21  
CLKOUT\_PCIE\_P\_21  
GPP\_B26/SRCCLKREQ21#

CLKOUT\_PCIE\_N\_22  
CLKOUT\_PCIE\_P\_22  
GPP\_B27/SRCCLKREQ22#

CLKOUT\_PCIE\_N\_23  
CLKOUT\_PCIE\_P\_23  
GPP\_B28/SRCCLKREQ23#

CLKOUT\_PCIE\_N\_24  
CLKOUT\_PCIE\_P\_24  
GPP\_B29/SRCCLKREQ24#

CLKOUT\_PCIE\_N\_25  
CLKOUT\_PCIE\_P\_25  
GPP\_B30/SRCCLKREQ25#

CLKOUT\_PCIE\_N\_26  
CLKOUT\_PCIE\_P\_26  
GPP\_B31/SRCCLKREQ26#

CLKOUT\_PCIE\_N\_27  
CLKOUT\_PCIE\_P\_27  
GPP\_B32/SRCCLKREQ27#

CLKOUT\_PCIE\_N\_28  
CLKOUT\_PCIE\_P\_28  
GPP\_B33/SRCCLKREQ28#

CLKOUT\_PCIE\_N\_29  
CLKOUT\_PCIE\_P\_29  
GPP\_B34/SRCCLKREQ29#

CLKOUT\_PCIE\_N\_30  
CLKOUT\_PCIE\_P\_30  
GPP\_B35/SRCCLKREQ30#

CLKOUT\_PCIE\_N\_31  
CLKOUT\_PCIE\_P\_31  
GPP\_B36/SRCCLKREQ31#

CLKOUT\_PCIE\_N\_32  
CLKOUT\_PCIE\_P\_32  
GPP\_B37/SRCCLKREQ32#

CLKOUT\_PCIE\_N\_33  
CLKOUT\_PCIE\_P\_33  
GPP\_B38/SRCCLKREQ33#

CLKOUT\_PCIE\_N\_34  
CLKOUT\_PCIE\_P\_34  
GPP\_B39/SRCCLKREQ34#

CLKOUT\_PCIE\_N\_35  
CLKOUT\_PCIE\_P\_35  
GPP\_B40/SRCCLKREQ35#

CLKOUT\_PCIE\_N\_36  
CLKOUT\_PCIE\_P\_36  
GPP\_B41/SRCCLKREQ36#

CLKOUT\_PCIE\_N\_37  
CLKOUT\_PCIE\_P\_37  
GPP\_B42/SRCCLKREQ37#

CLKOUT\_PCIE\_N\_38  
CLKOUT\_PCIE\_P\_38  
GPP\_B43/SRCCLKREQ38#

CLKOUT\_PCIE\_N\_39  
CLKOUT\_PCIE\_P\_39  
GPP\_B44/SRCCLKREQ39#

CLKOUT\_PCIE\_N\_40  
CLKOUT\_PCIE\_P\_40  
GPP\_B45/SRCCLKREQ40#

CLKOUT\_PCIE\_N\_41  
CLKOUT\_PCIE\_P\_41  
GPP\_B46/SRCCLKREQ41#

CLKOUT\_PCIE\_N\_42  
CLKOUT\_PCIE\_P\_42  
GPP\_B47/SRCCLKREQ42#

CLKOUT\_PCIE\_N\_43  
CLKOUT\_PCIE\_P\_43  
GPP\_B48/SRCCLKREQ43#

CLKOUT\_PCIE\_N\_44  
CLKOUT\_PCIE\_P\_44  
GPP\_B49/SRCCLKREQ44#

CLKOUT\_PCIE\_N\_45  
CLKOUT\_PCIE\_P\_45  
GPP\_B50/SRCCLKREQ45#

CLKOUT\_PCIE\_N\_46  
CLKOUT\_PCIE\_P\_46  
GPP\_B51/SRCCLKREQ46#

CLKOUT\_PCIE\_N\_47  
CLKOUT\_PCIE\_P\_47  
GPP\_B52/SRCCLKREQ47#

CLKOUT\_PCIE\_N\_48  
CLKOUT\_PCIE\_P\_48  
GPP\_B53/SRCCLKREQ48#

CLKOUT\_PCIE\_N\_49  
CLKOUT\_PCIE\_P\_49  
GPP\_B54/SRCCLKREQ49#

CLKOUT\_PCIE\_N\_50  
CLKOUT\_PCIE\_P\_50  
GPP\_B55/SRCCLKREQ50#

CLKOUT\_PCIE\_N\_51  
CLKOUT\_PCIE\_P\_51  
GPP\_B56/SRCCLKREQ51#

CLKOUT\_PCIE\_N\_52  
CLKOUT\_PCIE\_P\_52  
GPP\_B57/SRCCLKREQ52#

CLKOUT\_PCIE\_N\_53  
CLKOUT\_PCIE\_P\_53  
GPP\_B58/SRCCLKREQ53#

CLKOUT\_PCIE\_N\_54  
CLKOUT\_PCIE\_P\_54  
GPP\_B59/SRCCLKREQ54#

CLKOUT\_PCIE\_N\_55  
CLKOUT\_PCIE\_P\_55  
GPP\_B60/SRCCLKREQ55#

CLKOUT\_PCIE\_N\_56  
CLKOUT\_PCIE\_P\_56  
GPP\_B61/SRCCLKREQ56#

CLKOUT\_PCIE\_N\_57  
CLKOUT\_PCIE\_P\_57  
GPP\_B62/SRCCLKREQ57#

CLKOUT\_PCIE\_N\_58  
CLKOUT\_PCIE\_P\_58  
GPP\_B63/SRCCLKREQ58#

CLKOUT\_PCIE\_N\_59  
CLKOUT\_PCIE\_P\_59  
GPP\_B64/SRCCLKREQ59#

CLKOUT\_PCIE\_N\_60  
CLKOUT\_PCIE\_P\_60  
GPP\_B65/SRCCLKREQ60#

CLKOUT\_PCIE\_N\_61  
CLKOUT\_PCIE\_P\_61  
GPP\_B66/SRCCLKREQ61#

CLKOUT\_PCIE\_N\_62  
CLKOUT\_PCIE\_P\_62  
GPP\_B67/SRCCLKREQ62#

CLKOUT\_PCIE\_N\_63  
CLKOUT\_PCIE\_P\_63  
GPP\_B68/SRCCLKREQ63#

CLKOUT\_PCIE\_N\_64  
CLKOUT\_PCIE\_P\_64  
GPP\_B69/SRCCLKREQ64#

CLKOUT\_PCIE\_N\_65  
CLKOUT\_PCIE\_P\_65  
GPP\_B70/SRCCLKREQ65#

CLKOUT\_PCIE\_N\_66  
CLKOUT\_PCIE\_P\_66  
GPP\_B71/SRCCLKREQ66#

CLKOUT\_PCIE\_N\_67  
CLKOUT\_PCIE\_P\_67  
GPP\_B72/SRCCLKREQ67#

CLKOUT\_PCIE\_N\_68  
CLKOUT\_PCIE\_P\_68  
GPP\_B73/SRCCLKREQ68#

CLKOUT\_PCIE\_N\_69  
CLKOUT\_PCIE\_P\_69  
GPP\_B74/SRCCLKREQ69#

CLKOUT\_PCIE\_N\_70  
CLKOUT\_PCIE\_P\_70  
GPP\_B75/SRCCLKREQ70#

CLKOUT\_PCIE\_N\_71  
CLKOUT\_PCIE\_P\_71  
GPP\_B76/SRCCLKREQ71#

CLKOUT\_PCIE\_N\_72  
CLKOUT\_PCIE\_P\_72  
GPP\_B77/SRCCLKREQ72#

CLKOUT\_PCIE\_N\_73  
CLKOUT\_PCIE\_P\_73  
GPP\_B78/SRCCLKREQ73#

CLKOUT\_PCIE\_N\_74  
CLKOUT\_PCIE\_P\_74  
GPP\_B79/SRCCLKREQ74#

CLKOUT\_PCIE\_N\_75  
CLKOUT\_PCIE\_P\_75  
GPP\_B80/SRCCLKREQ75#

CLKOUT\_PCIE\_N\_76  
CLKOUT\_PCIE\_P\_76  
GPP\_B81/SRCCLKREQ76#

CLKOUT\_PCIE\_N\_77  
CLKOUT\_PCIE\_P\_77  
GPP\_B82/SRCCLKREQ77#

CLKOUT\_PCIE\_N\_78  
CLKOUT\_PCIE\_P\_78  
GPP\_B83/SRCCLKREQ78#

CLKOUT\_PCIE\_N\_79  
CLKOUT\_PCIE\_P\_79  
GPP\_B84/SRCCLKREQ79#

CLKOUT\_PCIE\_N\_80  
CLKOUT\_PCIE\_P\_80  
GPP\_B85/SRCCLKREQ80#

CLKOUT\_PCIE\_N\_81  
CLKOUT\_PCIE\_P\_81  
GPP\_B86/SRCCLKREQ81#

CLKOUT\_PCIE\_N\_82  
CLKOUT\_PCIE\_P\_82  
GPP\_B87/SRCCLKREQ82#

CLKOUT\_PCIE\_N\_83  
CLKOUT\_PCIE\_P\_83  
GPP\_B88/SRCCLKREQ83#

CLKOUT\_PCIE\_N\_84  
CLKOUT\_PCIE\_P\_84  
GPP\_B89/SRCCLKREQ84#

CLKOUT\_PCIE\_N\_85  
CLKOUT\_PCIE\_P\_85  
GPP\_B90/SRCCLKREQ85#

CLKOUT\_PCIE\_N\_86  
CLKOUT\_PCIE\_P\_86  
GPP\_B91/SRCCLKREQ86#

CLKOUT\_PCIE\_N\_87  
CLKOUT\_PCIE\_P\_87  
GPP\_B92/SRCCLKREQ87#

CLKOUT\_PCIE\_N\_88  
CLKOUT\_PCIE\_P\_88  
GPP\_B93/SRCCLKREQ88#

CLKOUT\_PCIE\_N\_89  
CLKOUT\_PCIE\_P\_89  
GPP\_B94/SRCCLKREQ89#

CLKOUT\_PCIE\_N\_90  
CLKOUT\_PCIE\_P\_90  
GPP\_B95/SRCCLKREQ90#

CLKOUT\_PCIE\_N\_91  
CLKOUT\_PCIE\_P\_91  
GPP\_B96/SRCCLKREQ91#

CLKOUT\_PCIE\_N\_92  
CLKOUT\_PCIE\_P\_92  
GPP\_B97/SRCCLKREQ92#

CLKOUT\_PCIE\_N\_93  
CLKOUT\_PCIE\_P\_93  
GPP\_B98/SRCCLKREQ93#

CLKOUT\_PCIE\_N\_94  
CLKOUT\_PCIE\_P\_94  
GPP\_B99/SRCCLKREQ94#

CLKOUT\_PCIE\_N\_95  
CLKOUT\_PCIE\_P\_95  
GPP\_B100/SRCCLKREQ95#

CLKOUT\_PCIE\_N\_96  
CLKOUT\_PCIE\_P\_96  
GPP\_B101/SRCCLKREQ96#

CLKOUT\_PCIE\_N\_97  
CLKOUT\_PCIE\_P\_97  
GPP\_B102/SRCCLKREQ97#

CLKOUT\_PCIE\_N\_98  
CLKOUT\_PCIE\_P\_98  
GPP\_B103/SRCCLKREQ98#

CLKOUT\_PCIE\_N\_99  
CLKOUT\_PCIE\_P\_99  
GPP\_B104/SRCCLKREQ99#

CLKOUT\_PCIE\_N\_100  
CLKOUT\_PCIE\_P\_100  
GPP\_B105/SRCCLKREQ100#

CLKOUT\_PCIE\_N\_101  
CLKOUT\_PCIE\_P\_101  
GPP\_B106/SRCCLKREQ101#

CLKOUT\_PCIE\_N\_102  
CLKOUT\_PCIE\_P\_102  
GPP\_B107/SRCCLKREQ102#

CLKOUT\_PCIE\_N\_103  
CLKOUT\_PCIE\_P\_103  
GPP\_B108/SRCCLKREQ103#

CLKOUT\_PCIE\_N\_104  
CLKOUT\_PCIE\_P\_104  
GPP\_B109/SRCCLKREQ104#

CLKOUT\_PCIE\_N\_105  
CLKOUT\_PCIE\_P\_105  
GPP\_B110/SRCCLKREQ105#

CLKOUT\_PCIE\_N\_106  
CLKOUT\_PCIE\_P\_106  
GPP\_B111/SRCCLKREQ106#

CLKOUT\_PCIE\_N\_107  
CLKOUT\_PCIE\_P\_107  
GPP\_B112/SRCCLKREQ107#

CLKOUT\_PCIE\_N\_108  
CLKOUT\_PCIE\_P\_108  
GPP\_B113/SRCCLKREQ108#

CLKOUT\_PCIE\_N\_109  
CLKOUT\_PCIE\_P\_109  
GPP\_B114/SRCCLKREQ109#

CLKOUT\_PCIE\_N\_110  
CLKOUT\_PCIE\_P\_110  
GPP\_B115/SRCCLKREQ110#

CLKOUT\_PCIE\_N\_111  
CLKOUT\_PCIE\_P\_111  
GPP\_B116/SRCCLKREQ111#

CLKOUT\_PCIE\_N\_112  
CLKOUT\_PCIE\_P\_112  
GPP\_B117/SRCCLKREQ112#

CLKOUT\_PCIE\_N\_113  
CLKOUT\_PCIE\_P\_113  
GPP\_B118/SRCCLKREQ113#

CLKOUT\_PCIE\_N\_114  
CLKOUT\_PCIE\_P\_114  
GPP\_B119/SRCCLKREQ114#

CLKOUT\_PCIE\_N\_115  
CLKOUT\_PCIE\_P\_115  
GPP\_B120/SRCCLKREQ115#

CLKOUT\_PCIE\_N\_116  
CLKOUT\_PCIE\_P\_116  
GPP\_B121/SRCCLKREQ116#

CLKOUT\_PCIE\_N\_117  
CLKOUT\_PCIE\_P\_117  
GPP\_B122/SRCCLKREQ117#

CLKOUT\_PCIE\_N\_118  
CLKOUT\_PCIE\_P\_118  
GPP\_B123/SRCCLKREQ118#

CLKOUT\_PCIE\_N\_119  
CLKOUT\_PCIE\_P\_119  
GPP\_B124/SRCCLKREQ119#

CLKOUT\_PCIE\_N\_120  
CLKOUT\_PCIE\_P\_120  
GPP\_B125/SRCCLKREQ120#

CLKOUT\_PCIE\_N\_121  
CLKOUT\_PCIE\_P\_121  
GPP\_B126/SRCCLKREQ121#

CLKOUT\_PCIE\_N\_122  
CLKOUT\_PCIE\_P\_122  
GPP\_B127/SRCCLKREQ122#

CLKOUT\_PCIE\_N\_123  
CLKOUT\_PCIE\_P\_123  
GPP\_B128/SRCCLKREQ123#

CLKOUT\_PCIE\_N\_124  
CLKOUT\_PCIE\_P\_124  
GPP\_B129/SRCCLKREQ124#

CLKOUT\_PCIE\_N\_125  
CLKOUT\_PCIE\_P\_125  
GPP\_B130/SRCCLKREQ125#

CLKOUT\_PCIE\_N\_126  
CLKOUT\_PCIE\_P\_126  
GPP\_B131/SRCCLKREQ126#

CLKOUT\_PCIE\_N\_127  
CLKOUT\_PCIE\_P\_127  
GPP\_B132/SRCCLKREQ127#

CLKOUT\_PCIE\_N\_128  
CLKOUT\_PCIE\_P\_128  
GPP\_B133/SRCCLKREQ128#

CLKOUT\_PCIE\_N\_129  
CLKOUT\_PCIE\_P\_129  
GPP\_B134/SRCCLKREQ129#

CLKOUT\_PCIE\_N\_130  
CLKOUT\_PCIE\_P\_130  
GPP\_B135/SRCCLKREQ130#

CLKOUT\_PCIE\_N\_131  
CLKOUT\_PCIE\_P\_131  
GPP\_B136/SRCCLKREQ131#

CLKOUT\_PCIE\_N\_132  
CLKOUT\_PCIE\_P\_132  
GPP\_B137/SRCCLKREQ132#

CLKOUT\_PCIE\_N\_133  
CLKOUT\_PCIE\_P\_133  
GPP\_B138/SRCCLKREQ133#

CLKOUT\_PCIE\_N\_134  
CLKOUT\_PCIE\_P\_134  
GPP\_B139/SRCCLKREQ134#

CLKOUT\_PCIE\_N\_135  
CLKOUT\_PCIE\_P\_135  
GPP\_B140/SRCCLKREQ135#

CLKOUT\_PCIE\_N\_136  
CLKOUT\_PCIE\_P\_136  
GPP\_B141/SRCCLKREQ136#

CLKOUT\_PCIE\_N\_137  
CLKOUT\_PCIE\_P\_137  
GPP\_B142/SRCCLKREQ137#

CLKOUT\_PCIE\_N\_138  
CLKOUT\_PCIE\_P\_138  
GPP\_B143/SRCCLKREQ138#

CLKOUT\_PCIE\_N\_139  
CLKOUT\_PCIE\_P\_139  
GPP\_B144/SRCCLKREQ139#

CLKOUT\_PCIE\_N\_140  
CLKOUT\_PCIE\_P\_140  
GPP\_B145/SRCCLKREQ140#

CLKOUT\_PCIE\_N\_141  
CLKOUT\_PCIE\_P\_141  
GPP\_B146/SRCCLKREQ141#

CLKOUT\_PCIE\_N\_142  
CLKOUT\_PCIE\_P\_142  
GPP\_B147/SRCCLKREQ142#

CLKOUT\_PCIE\_N\_143  
CLKOUT\_PCIE\_P\_143  
GPP\_B148/SRCCLKREQ143#

CLKOUT\_PCIE\_N\_144  
CLKOUT\_PCIE\_P\_144  
GPP\_B149/SRCCLKREQ144#

CLKOUT\_PCIE\_N\_145  
CLKOUT\_PCIE\_P\_145  
GPP\_B150/SRCCLKREQ145#

CLKOUT\_PCIE\_N\_146  
CLKOUT\_PCIE\_P\_146  
GPP\_B151/SRCCLKREQ146#

CLKOUT\_PCIE\_N\_147  
CLKOUT\_PCIE\_P\_147  
GPP\_B152/SRCCLKREQ147#

CLKOUT\_PCIE\_N\_148  
CLKOUT\_PCIE\_P\_148  
GPP\_B153/SRCCLKREQ148#

CLKOUT\_PCIE\_N\_149  
CLKOUT\_PCIE\_P\_149  
GPP\_B154/SRCCLKREQ149#

CLKOUT\_PCIE\_N\_150  
CLKOUT\_PCIE\_P\_150  
GPP\_B155/SRCCLKREQ150#

CLKOUT\_PCIE\_N\_151  
CLKOUT\_PCIE\_P\_151  
GPP\_B156/SRCCLKREQ151#

CLKOUT\_PCIE\_N\_152  
CLKOUT\_PCIE\_P\_152  
GPP\_B157/SRCCLKREQ152#

CLKOUT\_PCIE\_N\_153  
CLKOUT\_PCIE\_P\_153  
GPP\_B158/SRCCLKREQ153#

CLKOUT\_PCIE\_N\_154  
CLKOUT\_PCIE\_P\_154  
GPP\_B159/SRCCLKREQ154#

CLKOUT\_PCIE\_N\_155  
CLKOUT\_PCIE\_P\_155  
GPP\_B160/SRCCLKREQ155#

CLKOUT\_PCIE\_N\_156  
CLKOUT\_PCIE\_P\_156  
GPP\_B161/SRCCLKREQ156#

CLKOUT\_PCIE\_N\_157  
CLKOUT\_PCIE\_P\_157  
GPP\_B162/SRCCLKREQ157#

CLKOUT\_PCIE\_N\_158  
CLKOUT\_PCIE\_P\_158  
GPP\_B163/SRCCLKREQ158#

CLKOUT\_PCIE\_N\_159  
CLKOUT\_PCIE\_P\_159  
GPP\_B164/SRCCLKREQ159#

CLKOUT\_PCIE\_N\_160  
CLKOUT\_PCIE\_P\_160  
GPP\_B165/SRCCLKREQ160#

CLKOUT\_PCIE\_N\_161  
CLKOUT\_PCIE\_P\_161  
GPP\_B166/SRCCLKREQ161#

CLKOUT\_PCIE\_N\_162  
CLKOUT\_PCIE\_P\_162  
GPP\_B167/SRCCLKREQ162#

CLKOUT\_PCIE\_N\_163  
CLKOUT\_PCIE\_P\_163  
GPP\_B168/SRCCLKREQ163#

CLKOUT\_PCIE\_N\_164  
CLKOUT\_PCIE\_P\_164  
GPP\_B169/SRCCLKREQ164#

CLKOUT\_PCIE\_N\_165  
CLKOUT\_PCIE\_P\_165  
GPP\_B170/SRCCLKREQ165#

CLKOUT\_PCIE\_N\_166  
CLKOUT\_PCIE\_P\_166  
GPP\_B171/SRCCLKREQ166#



CLKOUT\_PCIE\_N\_167  
CLKOUT\_PCIE\_P\_167  
GPP\_B172/SRCCLKREQ167#


CLKOUT\_PCIE\_N\_168  
CLKOUT\_PCIE\_P\_168  
GPP\_B173/SRCCLKREQ168#

CLKOUT\_PCIE\_N\_169  
CLKOUT\_PCIE\_P\_169  
GPP\_B174/SRCCLKREQ169#

CLKOUT\_PCIE\_N\_170  
CLKOUT\_PCIE\_P\_170  
GPP\_B






Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	<b>WHL(K)_SYS PM</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custom <b>EE490/590 NW-B911</b>		
				Date:	Friday, September 14, 2018	Sheet 15 of 99 Rev 0.4



+VCC\_CORE <17,27,87,90>  
+VCC\_ST <8,15,18,71,86>  
+VCC\_STG <8,18,71>






#### [WHL PDG]Package Sensing Recommendations

- 1.Trace Length Match: <25mil
- 2.Space: >25mil
- 3.Trace impedance:50ohm
- 4.Sense traces should be referenced to a solid ground plane
- 5.Avoid crossing over plane splits

#### [WHL PDG]SVID


VIDALERT#, VIDSCLK, and VIDSCLK comprise a three signal serial synchronous interface (SVID) used to transfer power management information between the Whiskey Lake processor and the voltage regulator controllers. Alert signal must be routed between Clk and Data signals to minimize Cross-Talk.



#### Topology Guidelines


SVID Signals	VIDSOUT, VIDSCLK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω
VIDSCLK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock





Routing guideline for RSHUNT for WHL U42

- Place 3x 0.2mOhm RSHUNT for WHL U42



Pin Number	- CBL U43	- WHL U42 QS/Production	- CBL U22/WHL U42 ESQ/
AA9	VCC0GT	VCC0ORE	VCC0GT
AB10	VCC0GT	VCC0ORE	VCC0GT
AB2	VCC0GT	VCC0ORE	VCC0GT
AB8	VCC0GT	VCC0ORE	VCC0GT
AB9	VCC0GT	VCC0ORE	VCC0GT
AC3	VCC0GT	VCC0ORE	VCC0GT
AD9	VCC0GT	VCC0ORE	VCC0GT
AE10	VCC0GT	VCC0ORE	VCC0GT
AE8	VCC0GT	VCC0ORE	VCC0GT
AE9	VCC0GT	VCC0ORE	VCC0GT
AF10	VCC0GT	VCC0ORE	VCC0GT
AF2	VCC0GT	VCC0ORE	VCC0GT
AF8	VCC0GT	VCC0ORE	VCC0GT
AG8	VCC0GT	VCC0ORE	VCC0GT
AG9	VCC0GT	VCC0ORE	VCC0GT
AH9	VCC0GT	VCC0ORE	VCC0GT
AJ10	VCC0GT	VCC0ORE	VCC0GT
AJ8	VCC0GT	VCC0ORE	VCC0GT
AK2	VCC0GT	VCC0ORE	VCC0GT
AK9	VCC0GT	VCC0ORE	VCC0GT
AL10	VCC0GT	VCC0ORE	VCC0GT
AL8	VCC0GT	VCC0ORE	VCC0GT
AL9	VCC0GT	VCC0ORE	VCC0GT
AM8	VCC0GT	VCC0ORE	VCC0GT
V2	VCC0GT	VCC0ORE	VCC0GT
Y10	VCC0GT	VCC0ORE	VCC0GT
Y8	VCC0GT	VCC0ORE	VCC0GT




















Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(P/Q/R)_VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				EE490/590 NM-B911	
				Date:	Rev
				Friday, September 14, 2018	0.4
				Sheet	20 of 99




+1.05VALW <19,71,92>  
+VCC\_IO <5,11,18,71>



20180528  
Change the Netname to +1.05VALW  
Modified By Tony

[SKL CRB]  
[SKL PDG]Route  
HOOK[6] to  
Skylake  
ITP\_PMODE.  
Termination:  
Resistor value  
from 1K ohm to 3K  
ohm pull up to  
PCH\_V1.0A Rail.



TABLE

**CFG0 : Stall Reset Sequence**  
after PCU PLL Lock until de-asserted  
1 : No Stall  
0 : Stall

**CFG4 : eDP Enable**  
1 : Disabled  
0 : Enabled

**CFG9 : SVID Bus Communication**  
1 : Enabled  
0 : Disabled


[SKL EDS]Zero Voltage Mode:VCCOPC is fixed OPC VR output voltage of 1V, the processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal as shown below:

ZVM#	state	VCCOPC
0V		0V
1V		1V

[SKL EDS]Minimum Speed Mode: VCCEOPIO can be connected to OPC VR in this case VCCEOPIO is fixed to 1V. The processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal . In order to achieve better power/performance it is recommended to use a separate VR for VCCEOPIO in this case VCCEOPIO is configurable to 0.8V/1V. The processor drives the VR to set VCCEOPIO value(0.8V/1V) using MSM# signal, based on the required bandwidth for the EOPIO interface as shown below:

ZVM#	state	MSM#	state	VCCEOPIO
0V		X		0V
1V		0V		0.8V
1V		1V		1V






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(T)_RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				Date:	Friday, September 14, 2018
				Sheet	22 of 99
				Rev	0.4



EE490/590 NM-B911









+2.5V  
+1.2V  
+0.6VS

[WHL PDG]VDDQ  
[WHL PDG] EE 10uF x16, 1uF x16. 330uF x1


Place 10uF/1uF decoupling cap, 4  
near each side of the DIMM  
connector close to VDD pins.  
330uF placeholder

Total quantity is referring to 2 channels.




10U x 6  
0.1U x 2  
1U x 4  
220U x 1

[WHL PDG]VPP  
[WHL PDG] EE 10uF x2, 1uF x2.  
Place decoupling cap on DRAM side.



10U x 1  
1U x 1

[WHL PDG]VTT  
[WHL PDG] EE 10uF x2, 1uF x4.




10U x 1  
1U x 2

Place decoupling on the VTT plane close to SODIMM


Total  
10U x 8  
0.1U x 2  
1U x 7  
220U x 1





Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	<b>Data Strobes:</b> Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/-RS	Diff	The 9th signals[8] are applicable for UDIMM/ SODIM module with ECC in S and H-processor line processors

SPD Address = 2H

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	DDR4 CH-B PRIMARY		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size		Document Number		EE490/590 NW-B911		Rev 0.4
Date:		Friday, September 14, 2016		Sheet 25 of 99		





+2.5V <6,23,24,25,94>  
+1.2V <6,7,18,23,24,25,85>  
+0.6VS <23,24,25,85>

[WHL PDG]VDDQ

[WHL PDG] EE 10uF x16, 1uF x16. 330uF x1

Place 10uF/1uF decoupling cap, 4  
near each side of the DIMM  
connector close to VDD pins.  
330uF placeholder

Total quantity is referring to 2 channels.




10U x 6  
0.1U x 2  
1U x 4

[WHL PDG]VPP

[WHL PDG] EE 10uF x2, 1uF x2.


Place decoupling cap on DRAM side.



10U x 1  
1U x 1

[WHL PDG]VTT

[WHL PDG] EE 10uF x2, 1uF x4.





10U x 1  
1U x 2


Place decoupling on the VTT plane close to SODIMM


Total  
10U x 8  
0.1U x 2  
1U x 7














Security Classification		LC Future Center Secret Data		Title  <b>BLANK</b>			
Issued Date	2015/01/12	Deciphered Date	2016/01/12				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number  <b>EE490/590 NM-B911</b>	Rev  0.4	
				Date:	Friday, September 14, 2018	Sheet 28 of 99	






Security Classification		LC Future Center Secret Data		Title  <b>BLANK</b>			
Issued Date	2015/01/12	Deciphered Date	2016/01/12				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number  <b>EE490/590 NM-B911</b>	Rev  0.4	
				Date:	Friday, September 14, 2018	Sheet 29 of 99	














TABLE of VRAM (UV3201 UV3202)				
Vendor	P/N	LCFC P/N	Config need Mount	
Samsung	K4G00325FB-HC28	SA000001720	R3212	R3213 R3214
Micron	MT51J256M32HF-70:B	SA000001720	R3204	R3213 R3214
Hynix	H5GC824AJR-R0C	SA000001620	R3212	R3205 R3214




BOARD_CONFIG[2:0] -DBGDATA_0		Memory Type	Configuration	Speed	Die	Channel Size	Vendor P/N	Voltage	SMT quantity
ID	[2:0]	FB Samsung GGDR5	2666 + 32 MCLK	8.0 Gbps	8-die	400	K4G00325FB-HC28	1.55 V	4 pins
0	000	Samsung-GDDR5 <td>2666 + 32 MCLK<td>8.0 Gbps<td>8-die<td>256<td>K4G00325FB-HC28<td>1.55V<td>2 pins</td></td></td></td></td></td></td>	2666 + 32 MCLK <td>8.0 Gbps<td>8-die<td>256<td>K4G00325FB-HC28<td>1.55V<td>2 pins</td></td></td></td></td></td>	8.0 Gbps <td>8-die<td>256<td>K4G00325FB-HC28<td>1.55V<td>2 pins</td></td></td></td></td>	8-die <td>256<td>K4G00325FB-HC28<td>1.55V<td>2 pins</td></td></td></td>	256 <td>K4G00325FB-HC28<td>1.55V<td>2 pins</td></td></td>	K4G00325FB-HC28 <td>1.55V<td>2 pins</td></td>	1.55V <td>2 pins</td>	2 pins
1	001	Micron-GDDR5 <td>2666 + 32 MCLK<td>8.0 Gbps<td>8-die<td>256<td>MT51J256M32HF-70:B<td>1.55V<td>2 pins</td></td></td></td></td></td></td>	2666 + 32 MCLK <td>8.0 Gbps<td>8-die<td>256<td>MT51J256M32HF-70:B<td>1.55V<td>2 pins</td></td></td></td></td></td>	8.0 Gbps <td>8-die<td>256<td>MT51J256M32HF-70:B<td>1.55V<td>2 pins</td></td></td></td></td>	8-die <td>256<td>MT51J256M32HF-70:B<td>1.55V<td>2 pins</td></td></td></td>	256 <td>MT51J256M32HF-70:B<td>1.55V<td>2 pins</td></td></td>	MT51J256M32HF-70:B <td>1.55V<td>2 pins</td></td>	1.55V <td>2 pins</td>	2 pins
2	010	Hynix-GDDR5 <td>2666 + 32 MCLK<td>8.0 Gbps<td>8-die<td>256<td>H5GC824AJR-R0C<td>1.55V<td>2 pins</td></td></td></td></td></td></td>	2666 + 32 MCLK <td>8.0 Gbps<td>8-die<td>256<td>H5GC824AJR-R0C<td>1.55V<td>2 pins</td></td></td></td></td></td>	8.0 Gbps <td>8-die<td>256<td>H5GC824AJR-R0C<td>1.55V<td>2 pins</td></td></td></td></td>	8-die <td>256<td>H5GC824AJR-R0C<td>1.55V<td>2 pins</td></td></td></td>	256 <td>H5GC824AJR-R0C<td>1.55V<td>2 pins</td></td></td>	H5GC824AJR-R0C <td>1.55V<td>2 pins</td></td>	1.55V <td>2 pins</td>	2 pins

AUD_PORT_CONN [2:0]	DBGDATA_2 DBGDATA_1 DBGDATA_0	111: No usable endpoints 110: One usable endpoint 101: Two usable endpoints 100: Three usable endpoints 011: Four usable endpoints 010: Five usable endpoints 001: Six usable endpoints 000: All endpoints are usable	0 (Internal pull-down)	Design dependent, see description. Provide a pull-up resistor option to VDD_18 on the PCB for each pin.
---------------------	-------------------------------------	--	---------------------------	--


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/01/12	Designed Date	2016/01/12	R17M-P1-SWC-03_GPD	
<p>This sheet of engineering drawings is the PROPRIETARY PROPERTY of LC FUTURE CENTER and CONTAINS CONFIDENTIAL INFORMATION. IT IS THE PROPERTY OF LC FUTURE CENTER AND IS NOT TO BE DISTRIBUTED OUTSIDE THE COMPANY. IT IS THE RESPONSIBILITY OF THE USER TO ENSURE THAT THE INFORMATION IS NOT DISCLOSED TO UNAUTHORIZED PERSONNEL. THE COMPANY RESERVES THE RIGHT TO CHANGE THE INFORMATION WITHOUT NOTICE.</p>					
Rev		Document Number		17M-P1-SWC-03	
Rev		Doc		17M-P1-SWC-03	
Rev		Doc		17M-P1-SWC-03	






If this interface is not used, all signal outputs can be unconnected. AUX\_ZVSS should always be connected.






















## POWER UP / POWER DOWN SEQUENCE



## PCC circuit


PCC 60A >> R3213 = 13.3K ohm, R3216 = 10.2K ohm  
PCC 72A >> R3213 = 11.5K ohm, R3216 = 10.2K ohm

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	R17M-P1-50_SEQ and PCC	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Document Number			EE490/590 NM-B911	Rev 0.4
Date:	Friday, September 14, 2016		Sheet	37	of 99



+3VS\_VGA <30,32,37,39,91>  
+5VALW <39,41,42,43,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>  
+1.8VALW <9,19,40,50,51,63,93>  
+1.8VS\_VGA <30,32,34>

## +1.8VALW to +1.8VS\_VGA




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	DC V TO 1.5VS_VGA/1.8VS_VGA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Rev 0.4
Size Custom	Document Number EE490/590 NM-B911			Date: Friday, September 14, 2016	
Sheet 38		of 99			




+3VS\_VGA <30,32,37,38,91>  
+5VALW <38,41,42,43,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>  
+3VS <5,9,10,11,12,14,15,23,25,30,32,37,40,47,50,57,58,59,60,63,65,66,67,69,72,82,85,86>

POWER UP / POWER DOWN SEQUENCE




+3VS to +3VS\_VGA



Discharge Circuit







+3VALW <6,9,11,12,15,18,19,40,50,58,60,63,65,66,67,71,72,83,84,91,92,93,95>  
+5VALW <38,39,42,43,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>  
+5VS <47,50,51,60,61,65,66,72>

LAYOUT/ROUTING GUIDELINES

- 1.For the ADC layout notice circuits,  
a) Keep the trace away from Power, fast data bus, and CRTs. Especially PWM DC-DC control.  
b) Isolate Analog and Digital ground plane.
- 2.For all power plane,  
a)For the VSTBY circuits,  
\*Recommended net "VSTBY" minimum trace width 12mils.  
b)For the VBAT circuits,  
1) Vbat should be routed with a minimum trace width of 12 mils.  
2) Please make the trace length short, and the trace width wide enough.  
3) Isolate the pin-Vbat of EC and the pin of south bridge VCCRTC to avoid VBAT drops.  
4) The capacitor connected to Diode is spare for battery installation glitch.  
c)For the PLL power circuits,  
Internal PLL is supplied by power pin127 of EC only and may have some filter circuit.

- 3.For SPI clock lines,  
a) If possible, please avoid using any through-hole.  
b) Do not use multiple signal layers for clock signals.  
c) Please make the trace length short, and the trace width wide enough.  
EC should close to PCH for HSPI signals & SPI flash should close to EC for FSPI signals.  
d) The spacing to the closest neighbor should be wide enough.  
e) The discrete damping resistors and capacitors are recommended.  
f) Keep clock traces as straight as possible.Use arc-shaped traces instead of right-angle bends.

AUDIO DEBUG PORT


TABLE:

Part Name	For NPI	For MP
U4101 SW@	ASM	NA
R4102 SW@	ASM	NA
R4105 SW@	ASM	NA
R4106 SW@	ASM	NA
R4107 SW@	ASM	NA
R4108 SW@	ASM	NA
R5124 AUDIO@	NA	ASM
R5125 AUDIO@	NA	ASM


TABLE:

Mode	Audio	UART
UART_EN	L	H

<40> UART\_EN  
<51,52> HP\_OUTL\_CON  
<51,52>



Audio Debug Function



www.ti.com

SCDS306--OCTOBER 2010

FUNCTION TABLE

ASEL	VAUDIO	VBUS	L,R	D+, D-
L	L	L	OFF	OFF
L	L	H	OFF	OFF
L	H	L	ON	OFF
L	H	H	OFF <sup>(1)</sup>	ON
H	L	L	OFF	OFF
H	L	H	OFF	OFF
H	H	L	ON	OFF
H	H	H	ON	OFF

(1) 100Ω shunt resistors are enabled in this state.






TABLE of PROTECTOR (U4202)		
Vendor	LCFC P/N	Description
TI	SA000093G00	S IC SN1710033RUKR WQFN PORT PROTECTOR



+5VALW <38,39,41,42,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>  
+VBUS\_CONN <42>  
VSYSTEM2 <80,83>  
+VCON\_IN <42>  
+5V\_IN <42>  
+LDO\_3V3 <40,42>





TABLE of TypeC Load Switch (U4302)		
Vendor	P/N	LCFC P/N
NXP	NX20P5090UKAZ	SA00007JY00
KINETIC	KTS1677EVH-TR	SA00009G700

Security Classification		LC Future Center Secret Data		Title				
Issued Date	2015/01/12	Deciphered Date	2016/01/12	RTS5455/POWER SWITCH				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								
				Size		Document Number	Rev 0.4	
				Custom		EE490/590 NW-B911		
				Date:		Friday, September 14, 2016		Sheet 43 of 99











+5VS <41,47,51,60,61,65,66,72>  
+3VL <19,40,42,67,72,80,82,83,84>  
+3VALW <6,9,11,12,15,18,19,40,41,58,60,63,65,66,67,71,72,83,84,91,92,93,95>  
+1.8VALW <9,19,38,40,51,63,93>  
+MICBIASB <51>

Close to Pin13,16,29








Close to Pin3

Close to Pin7

EMI filter for Class D output signals  
Close to Codex





Please Close to Pin9



SA00009AW00

CX11880-11Z\_QFN42\_5X5


Security Classification			
LC Future Center Secret Data			
Issued Date	2015/01/12	Deciphered Date	2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title				
CODEC-CX11880				
Size	Document Number			
Custom	EE490/590 NM-B911			
Date:	Friday, September 14, 2016	Sheet	50 of 99	Rev 0.4




EE490/590 NM-B911







**HeadPhone/LINE OUT**







**EXT. MIC/LINE IN**

Apple --> EXT\_MIC\_A, HGND B  
Nokia --> EXT\_MIC\_B, HGND A




**SPK CONN.**






Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	HP/MIC JACK/Speaker	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size		Document Number		Rev	
Custom		EE490/590 NM-B911		0.4	
Date:		Friday, September 14, 2016		Sheet 51 of 99	






Vendor suggestion. Reserve for EMI.  
Close to JAUHP.

ESD request







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	CARDREADER/CONN.(BLANK)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	EE490/590 NM-B911
				Date:	Friday, September 14, 2018
				Sheet	56 of 99





+3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,58,59,60,63,65,66,67,69,72,82,85,86>






TABLE of G-Sensor (UG5701)		
Vendor	P/N	LCFC P/N
ST	LIS2DWLTR	SA00009AQ00
Kionix	KX022-1020	SA000081E00

TABLE		
P/N	ADDR_SEL	Address
LIS2DWLTR	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)



+3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,59,60,63,65,66,67,69,72,82,85,86>  
+3VALW <6,9,11,12,15,18,19,40,41,50,60,63,65,66,67,71,72,83,84,91,92,93,95>

NOTE:  
Check timing sequence in SDV phase.



- NOTE:
- 1) It is recommended to connect the TPM to the system's standby voltage to improve performance.
  - 2) SPI\_RST# must be asserted for at least 5 msec after VSB power-up.
  - 3) VSB may come up anytime before VDD power-up, but not after VDD power-up.
  - 4) SPI\_RST# may be asserted together with VDD power negation, but should not at any point exceed 0.5V above the VDD power level.




TABLE of TPM (UT5801)		
Vendor	LCFC P/N	Description
ST	SA000089E20	S IC ST33HTPH2E32AHC0 VQFN 32P TPM
NUVOTON	SA00008KS10	S IC NPCT750LABYX QFN 32P TPM

TABLE				
Pin No	TCG PTP Spec (v36)	Infineon SLB9670VQ1.2 FW 6.10	ST Micro ST33HTPM2E32AAB9	Nuvoton NPCT650LB0YX
1	VDD	VDD	NC	VSB
2	GND	GND	NC	NC
3	GPIO	NC	NC	GPX/GPIO2
4	GPIO	NC	PP	PP
5	NC	NC	NC	TEST
6	VNC/GPIO	GPIO	NC	GPIO3
7	GPIO/VDD	PP	GPIO	NC
8	VDD	VDD	NC	VDD
9	GND	GND	NC	GND
10	VNC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	Reserved
13	VNC/GPIO	NC	NC	GPIO4
14	VDD	NC	NC	VDD
15	NC	NC	NC	DNC
16	GND	NC	NC	GND
17	SPI_RST#	RST#	SPI_RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_PIRQ#	SPI_IRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	CS#	SPI_CS#	SCS#
21	MOSI	MOSI	MOSI	MOSI
22	VDD	VDD	VPS	VDD
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	(SERIRQ)
28	NC	NC	NC	DNC
29	VNC/GPIO	NC	NC	GPIO0
30	VNC/GPIO	NC	NC	GPIO1
31	VNC	NC	NC	NC
32	GND	GND	NC	GND

Follow THP1\_SWG\_SIT\_EC005, update TPM table







TABLE of Thermal Sensor (U5901)		
Vendor	P/N	LCFC P/N
FINTEK	F75303M	SA000046C0J
Nuvoton	NCT7719W	SA000065D00





+3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,63,65,66,67,69,72,82,85,86>  
+5VS <41,47,50,51,61,65,66,72>  
+3VALW <6,9,11,12,15,18,19,40,41,50,58,63,65,66,67,71,72,83,84,91,92,93,95>

LCDVDD Circuit






TABLE of POWER SWITCH (U6001)		
Vendor	LCFC P/N	Description
GMT	SA000074R00	S IC G524B1T11U SOT23 5P POWER SWITCH
SILERGY	SA000074P00	S IC SY6288C20AAC SOT23 5P POWER SWITCH


LOGO\_LED




Touch Panel

CAMERA


RF




eDP/CMOS/LOGO-LED CONN.





+5VS  +5VS <41,47,50,51,60,65,66,72>

<12>	PCIE12_SATA0_CTX_DRX_P	PCIE12_SATA0_CTX_DRX_P	C6112	1	2	0.01U_0201_6.3V7-K	PCIE12_SATA0_CTX_DRX_P_CONN
<12>	PCIE12_SATA0_CTX_DRX_N	PCIE12_SATA0_CTX_DRX_N	C6113	1	2	0.01U_0201_6.3V7-K	PCIE12_SATA0_CTX_DRX_N_CONN
<12>	PCIE12_SATA0_CRX_DTX_P	PCIE12_SATA0_CRX_DTX_P	C6114	1	2	0.01U_0201_6.3V7-K	PCIE12_SATA0_CRX_DTX_P_CONN
<12>	PCIE12_SATA0_CRX_DTX_N	PCIE12_SATA0_CRX_DTX_N	C6115	1	2	0.01U_0201_6.3V7-K	PCIE12_SATA0_CRX_DTX_N_CONN



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	SATA HDD CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				Date:	Friday, September 14, 2018
				Sheet	61 of 99
				Rev	0.4



# On Board (LEFT-Front)










TABLE of POWER SWITCH (U6201)		
Vendor	LCFC P/N	Description
SILERGY	SA000074Q00	S IC SY6288D20AAC SOT23 5P POWER SWITCH
GMT	SA000079400	S IC G517F2T11U SOT-23 5P POWER SWITCH




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	EE490/590 NM-B911		Rev
Custpm				0.4
Date:	Friday, September 14, 2016	Sheet	62	of 99






		Standard M.2 Key E	Lp Signals	Lp Signals	Standard M.2 Key E		
--	--	--------------------	------------	------------	--------------------	--	--

TABLE of WLAN(JWLAN1)		
Vendor	P/N	LCFC P/N
TE	TE_1-2199119-1_75P-T	SP021703091



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	<b>WLAN NGFF CONN.</b> 	
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE POSSESSION OF THE COMPTON DIVISION OF P&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. WITHIN THIS SHEET NO THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number <b>EE490 / S90</b> <b>SN-B911</b>	Rev 0.4
Date:				Friday, September 14, 2018	Issued 83 01 98



# On Board (LEFT-Back)







TABLE of POWER SWITCH (U6401)

Vendor	LCFC P/N	Description
TI	SA00008HF00	S IC SN1702001RTER WQFN 16P USB CHARGING
DIODES	SA00009D800	S IC PI5USB2546HZHEX TQFN 16P CONTROLLER


CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	DCH OUT held low
1	1	1	1	CDP Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2 Data Connected
1	1	0	X	SDP1 Data Connected
0	1	0	X	SDP1 Data Connected
1	0	0	X	DCP_Short Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto Data Disconnected and Power Wake Function Active




Security Classification		LC Future Center Secret Data			Title		
Issued Date		2015/01/12	Deciphered Date	2016/01/12	USB3 P1 CONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size Custom		Document Number		EE490/590 NM-B911		Rev 0.4	
Date:		Friday, September 14, 2018		Sheet 64		of 99	




## Keyboard CONN




## Click Pad



### TrackPoint and Backlight FPC Pin Assignment



## Track Point







+RTCBATT		+RTCBATT	<14,80>
+5VS		+5VS	<41,47,50,51,60,61,65,72>
+3VS		+3VS	<5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,67,69,72,82,85,86>
+3VALW		+3VALW	<6,9,11,12,15,18,19,40,41,50,58,60,63,65,67,71,72,83,84,91,92,93,95>


RTC CONN.

FAN CONN.




Pin No.	Signal	Note
1	ID	Fan ID
2	VCC	+5V
3	FG	2 Pulses
4	GND	-
5	PWM	PWM

POWER ADAPTER Bi-COLOR (ORANGE/WHITE)



FingerPrint CONN.






+3VLO +3VL <19,40,42,72,80,82,83,84>

+3VALWO +3VALW <6,9,11,12,15,18,19,40,41,50,58,60,63,65,66,71,72,83,84,91,92,93,95>

+5VALW +5VALW <38,39,41,42,43,47,62,64,66,71,72,84,85,86,87,88,89,91,93,94>


+3VSO +3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,69,72,82,85,86>

## IO\_40\_Pin conn





# M.2 SSD(M TYPE)

+3VS  +3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,72,82,85,86>

## 6.5.4.1.1 AC Capacitor General Guidelines SATA / PCI Express\* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports. **When SATA and PCIe are muxed, always route according to SATA design guidelines.** SATA does not support signal polarity reversal and does not support lane reversal.





Table 6-16. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values (Sheet 1 of 2)

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF	None <sup>2</sup>	None <sup>3</sup>

## 4.0 Electrical Interface Specification (TBD)

### 4.1 Serial ATA Interface Connector



### 4.2 Pin Assignments


Pin#	Assignment	Description	Pin#
76	3.3V	GND	75
72	3.3V	GND	79
70	3.3V	GND	88
68	NC	NC	87
64	Module Key	Module Key	85
62	Module Key	Module Key	81
60	NC	Module Key	80
58	NC	NC	87
54	NC	NC	85
52	NC	NC	81
50	NC	SATA-A+	49
48	NC	SATA-A-	47
46	NC	NC	45
44	NC	SATA-B+	43
42	NC	SATA-B-	41
40	NC	GND	39
38	NC	GND	37
36	NC	NC	35
34	NC	NC	33
32	NC	NC	31
30	NC	NC	29
28	NC	NC	27
26	NC	NC	25
24	NC	NC	23
22	NC	NC	21
20	NC	Module Key	19
18	Module Key	Module Key	17
16	Module Key	Module Key	15
14	Module Key	Module Key	13

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

SAMSUNG

## 4.0 INTERFACE SPECIFICATION

### 4.1 Connector Dimension and Pin Location



### 4.2 Pin Assignments and Definition

Pin#	Assignment	Description	Pin#	Assignment	Description
1	GND	Return current path	2	3.3V	3.3V source
3	GND	Return current path	4	3.3V	3.3V source
5	PETN3	PCIe TX	6	NC	NC
7	PETN3	PCIe TX	8	NC	NC
9	GND	Return current path	10	LED18	Device Active Signal (Refer to Table 112)
11	PETN3	PCIe Rx	12	3.3V	3.3V source
13	PETN3	PCIe Rx	14	3.3V	3.3V source
15	GND	Return current path	16	3.3V	3.3V source
17	PETN2	PCIe TX	18	3.3V	3.3V source
19	PETN2	PCIe TX	20	NC	NC
21	GND	Return current path	22	NC	NC
23	PETN2	PCIe Rx	24	NC	NC
25	PETN2	PCIe Rx	26	NC	NC
27	GND	Return current path	28	NC	NC
29	PETN1	PCIe TX	30	NC	NC
31	PETN1	PCIe TX	32	NC	NC
33	GND	Return current path	34	NC	NC
35	PERN1	PCIe Rx	36	NC	NC
37	PERN1	PCIe Rx	38	NC	NC
39	GND	Return current path	40	ALERT#(I)	DNLU (Do Not Use)
41	PETN0	PCIe TX	42	SMB_DATA(SOP)	DNLU (Do Not Use)
43	PETN0	PCIe TX	44	SMB_DATA(SOP)	DNLU (Do Not Use)
45	GND	Return current path	46	NC	NC
47	PERN0	PCIe Rx	48	NC	NC
49	PERN0	PCIe Rx	50	PERST#	PCIe Reset
51	GND	Return current path	52	CLKREQ#	PCIe Device Clock Request
53	REFCLKN	PCIe Reference Clock	54	PERST#	PCIe Reset
55	REFCLKP	PCIe Reference Clock	56	PERST#	PCIe Reset
57	GND	Return current path	58	PERST#	PCIe Reset
59	NC	NC	60	SUSCLK	DNLU (Do Not Use)
61	NC	NC	62	3.3V	3.3V source
63	NC	NC	64	3.3V	3.3V source
65	NC	NC	66	3.3V	3.3V source
67	NC	NC	68	3.3V	3.3V source

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

SAMSUNG

Table 54. Socket 3 SSD Pinout (Mechanical Key M) On Platform


Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	GND	73
70	3.3 V	GND	71
68	PEDET (NC-PCIe/GND-SATA)	NC	69
66	SUSCLK(32kHz) (I/O)(0.3.3V)	NC	67
64	CONNECTOR Key M	CONNECTOR Key M	63
62	CONNECTOR Key M	CONNECTOR Key M	61
60	CONNECTOR Key M	CONNECTOR Key M	59
58	NC	GND	57
56	NC	REFCLKp	55
54	PEWAKE# (I/O)(0.3.3V) or NC	REFCLKn	53
52	CLKREQ# (I/O)(0.3.3V) or NC	GND	51
50	PERST# (I/O)(0.3.3V) or NC	PETP0/SATA-A+	49
48	NC	PETP0/SATA-A-	47
46	NC	PERP0/SATA-B-	45
44	ALERT# (I) (0/1.8V)	PERN0/SATA-B+	43
42	SMB_DATA (I/O) (0/1.8V)	GND	39
40	SMB_CLK (I/O) (0/1.8V)	PETP1	37
38	DEVSLP (O)	PETn1	35
36	NC	GND	33
34	NC	PERP1	31
32	NC	PERn1	29
30	NC	GND	27
28	NC	PETP2	25
26	NC	PETn2	23
24	NC	GND	21
22	NC	PERP2	19
20	NC	PERn2	17
18	3.3 V	GND	15
16	3.3 V	PETP3	13
14	3.3 V	PETn3	11
12	3.3 V	PERP3	9
10	DAS/DSS (I/O)(LED_1# (I)(0.3.3V)	PERn3	5
8	NC	GND	3
6	NC	GND	1
4	3.3 V	GND	0
2	3.3 V	GND	0

\*Notice the Pin#43 and 41 for SATA and PCIe Combo Port. Refer to PCI Express M.2 Specification

Security Classification	LC Future Center Secret Data	Title	M.2 SLOT CONN.
Issued Date	2015/01/12	Deciphered Date	2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DOCUMENT IS THE PROPERTY OF THE COMPANY AND IS TO BE KEPT IN THE COMPANY'S POSSESSION. IT IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Size	Document Number
		Custom	EE490/590 NM-B911
		Date	Friday, September 14, 2018
		Sheet	69
		Rev	0.4



TABLE of POWER SWITCH (U7101)		
Vendor	LCFC P/N	Description
TI	SA00008C900	S IC TPS22976DPUR WSON 14P LOAD SWITCH
GMT	SA00008F400	S IC G2898KD1U TDFN 14P LOAD SWITCH

[illegible]



+5VALW		+5VALW	<38,39,41,42,43,47,62,64,66,67,71,84,85,86,87,88,89,91,93,94>
+5VS		+5VS	<41,47,50,51,60,61,65,66>
+3VALW		+3VALW	<6,9,11,12,15,18,19,40,41,50,58,60,63,65,66,67,71,83,84,91,92,93,95>
+3VS		+3VS	<5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,69,82,85,86>
+3VL		+3VL	<19,40,42,67,80,82,83,84>
B+		B+	<47,60,80,83,84,85,86,87,88,89,91,92,95>




1. MIRROR code, is correct????
2. After reset EC, EC control "Low", not High or Disable.

## Smart Switch


### +5VALW To +5VS

### +3VALW To +3VS



Notice: TPS22976DPUR is common symbol with TPS22966DPUR

TABLE of POWER SWITCH (U7201)		
Vendor	LCFC P/N	Description
TI	SA00008C900	S IC TPS22976DPUR WSON 14P LOAD SWITCH
GMT	SA00008F400	S IC G2898KD1U TDFN 14P LOAD SWITCH



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	DC V TO VS/ V-PCH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	EE490/590 NM-B911
Date: Friday, September 14, 2018				Sheet	72 of 99




Rev 0.4




Screw Hole

CPU




WLAN




PCB Federal Mark PAD









## RTC Battery



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	VIN Detector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				EE490/590 NM-B911	
				Date: Friday, September 14, 2018	Rev 0.4
				Sheet 80 of 99	





Security Classification				LC Future Center Secret Data				Title			
Issued Date		2013/08/05		Deciphered Date		2014/12/31		BATTERY CONN/OTP			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>										Rev. 0.	
Size		Document Number		Date		Friday, September 14, 2018		Sheet 82 of 99			
		EE490/590 NM-B911									

























Security Classification			
LC Future Center Secret Data			
Issued Date	2013/08/05	Deciphered Date	2014/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.


Title			
+VCC_CORE			
Size	Document Number	<i><b>EE490/590 NM-B911</b></i>	
Custom			
Date:	Friday, September 14, 2018	Sheet	87 of 99
			Rev 0.4

Rev 0.4







+VCC\_GT  
 TDC= 18A  
 IccMAX=31A  
 OCP min = 40A

Security Classification		LC Future Center Secret Data				Title			
Issued Date	2013/08/05	Deciphered Date		2014/12/31		+VCC_GT			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size Custom	Document Number		Rev
							EE490/590 NM-B911		0.4
						Date:	Friday, September 14, 2018	Sheet 88 of 99	











**+VCC\_SA**  
**TDC= 4A**  
**IccMAX=6A**  
**OCP = 9A**

Security Classification		LC Future Center Secret Data		Title  +VCC_SA		
Issued Date	2013/08/05	Deciphered Date	2014/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	EE490/590 NM-B911	0.4
				Date:		Friday, September 14, 2018








Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	<b>PROCESSOR DECOUPLING</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
B	EE490/590 NM-B911			0.4	
Date:	Friday, September 14, 2018		Sheet	90	of 99






PRE-PWRK METAL VID CODES


SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V(Default)
1	1	0.8V








+1.05VALW  
FSW=700KHz  
TDC:8A  
OCP:13A

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+1V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			EE490/590 NM-B911	
Date:	Friday, September 14, 2018			Sheet	92 of 99
				Rev	0.4











**+2.5V**  
**TDC: 2A**  
**OCF: 4A**  
**Fsw: 1MHz**

Security Classification				LC Future Center Secret Data		Title	
Issued Date		2013/08/05		Deciphered Date		+2.5V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		2014/12/31					
Size Custom		Document Number		EE490/590 NM-B911		Rev 0.4	
Date:		Friday, September 14, 2018		Sheet 94 of 99			












54321

D

D



BATT CR2032 3V 210MAH

RTC@

EE480

C


C

B

B

A


A

Security Classification	LC Future Center Secret Data			Title  RTC			
Issued Date		Deciphered Date					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number  EE490/590 NM-B911	Rev 0.4	
				Date:	Friday, September 14, 2018	Sheet	97 of 99

54321



# Power tree diagram



RTS5455 +LDO\_3V3 40.42, 43V TYPE-C

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/11/08	Deciphered Date	2013/11/08	LOAD BOM ONLY	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Rev 0.4
Date: Friday, September 14, 2018		Sheet 99 of 99			